

WHAT IS CLAIMED IS:

- 1 1. A programming method for multilevel non-volatile memory cells comprising a
2 first step wherein predetermined bias voltages are applied to the cell gate, drain and
3 source terminals and providing a following control step of the programming just
4 occurred by means of a programming algorithm of the program-verify type, wherein
5 the control step is skipped for some cells which have to reach a predetermined logic
6 state.
- 1 2. A method according to claim 1 wherein said predetermined logic state is the
2 state "00".
- 1 3. A method according to claim 1 wherein the control of said some cells is
2 performed only after a part of the remaining cells has reached the programmed
3 state.
- 1 4. A method according to claim 1 wherein the control step for said some cells is
2 skipped by connecting to a ground potential reference the bit-line whereto these cells
3 are connected.
- 1 5. A method according to claim 4 wherein it provides the use of a logic disabling
2 network associated with the control circuit portions of the memory device.
- 1 6. A multilevel non-volatile memory electronic device integrated on a
2 semiconductor and comprising a matrix of non volatile memory cells, each cell being
3 equipped with at least a floating gate transistor with gate, drain and source terminals,
4 and comprising programming and control circuit portions associated with the cell
5 matrix, wherein the control circuit portion comprises a logic network to disable the
6 reading step only for some cells having to reach a predetermined logic state.
- 1 7. A device according to claim 6 wherein said predetermined logic state is the
2 state "00".
- 1 8. A device according to claim 6 wherein the control of said some cells is
2 enabled only after a part of the remaining cells has reached the programmed state.
- 1 9. A device according to claim 6 wherein the control of said some cells is
2 disabled by connecting to a ground potential reference the bit-line whereto these
3 cells are connected.